Ts7300
From Attie's Wiki
(Difference between revisions)
m |
m |
||
| Line 6: | Line 6: | ||
See bottom left of the schematic - page 4 [http://attie.co.uk/files/ts7300-schematic.PDF] | See bottom left of the schematic - page 4 [http://attie.co.uk/files/ts7300-schematic.PDF] | ||
| − | The chip that is on my board appears to be a CSI 25160LI... but good luck getting a datasheet for it! | + | The chip that is on my board appears to be a CSI 25160LI... but good luck getting a datasheet for it! (I found 1... in Chinese) |
It seems to be compatible with the microchip 26LC160 [http://attie.co.uk/file/26lc160.PDF]<br> | It seems to be compatible with the microchip 26LC160 [http://attie.co.uk/file/26lc160.PDF]<br> | ||
Here is the Logic session if you want to check for yourself! [http://attie.co.uk/files/ts7300-eeprom-trace.logicsession] | Here is the Logic session if you want to check for yourself! [http://attie.co.uk/files/ts7300-eeprom-trace.logicsession] | ||
| Line 17: | Line 17: | ||
</pre> | </pre> | ||
| − | If you look at the Logic trace, the current method of loading the data is very inefficient... it takes it 1 byte at a time. The Microchip datasheet implies that you can continue the clock and the data will keep flowing... maybe this is something to improve later | + | If you look at the Logic trace, the current method of loading the data is very inefficient... it takes it 1 byte at a time. The Microchip datasheet implies that you can continue the clock and the data will keep flowing... maybe this is something to test with this chip, and improve later |
Revision as of 19:46, 7 June 2010
This page contains my notes about the Technologic Systems TS-7300 SBC
CPU
Boot EEPROM
See bottom left of the schematic - page 4 [1]
The chip that is on my board appears to be a CSI 25160LI... but good luck getting a datasheet for it! (I found 1... in Chinese)
It seems to be compatible with the microchip 26LC160 [2]
Here is the Logic session if you want to check for yourself! [3]
I managed to find bootloader text streaming from the chip at power up
>> TS-SDBOOT - built Jan 26 2007 >> Copyright (c) 2007, Technologic Systems
If you look at the Logic trace, the current method of loading the data is very inefficient... it takes it 1 byte at a time. The Microchip datasheet implies that you can continue the clock and the data will keep flowing... maybe this is something to test with this chip, and improve later
